Neural network design and optimization method based on software and hardware joint learning

A neural network and optimization method technology, applied in the field of neural network architecture search, can solve the problems of increased parameters, low efficiency, difficult design, etc., to achieve the effect of precision and speed balance, high precision and speed

Pending Publication Date: 2022-01-07
UNIV OF ELECTRONIC SCI & TECH OF CHINA
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This design approach is inefficient and it is difficult to design a network that far outperforms existing advanced networks
Moreover, there are many structural parameters that can be adju

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0027] The specific embodiments and the operation principle of the present invention will be further described below with reference to the accompanying drawings.

[0028] The search space of the neural network structure is too large, the search time cost and calculation consumption is huge, and the three major problems of the hardware and software design caused by FPGA information, and proposes a combined neural network design and optimization method based on hardware and software joint learning. This method uses hardware and software joint learning methods to search and optimize neural networks, including the following steps:

[0029] S1) Neural Network Structure Regular Statistics: Discuss the relationship between node, number of structures, number of channels, input image resolution, parameter quantity, etc., and statistics under different network structures, the number of networks, input images Law of resolution and width.

[0030] S2) FPGA Hardware Features Prediction: Comparati

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a neural network design and optimization method based on software and hardware joint learning. The method comprises the following steps: counting a neural network structure rule; carrying out FPGA hardware characteristic prediction; designing an FPGA neural network structure space; and applying a software and hardware joint learning method in a search space, and by combining random search and block supervised search, obtaining a trunk neural network. Based on the design characteristics of the neural network and the hardware characteristics of the FPGA, a search space with prior information is constructed, which is the direction of search establishment; and meanwhile, by combining random search and block supervised search with FPGA model prediction, an efficient neural network model with precision and speed balance is obtained. According to the model, the Top-1 accuracy rate of 77.2% and the speed of 327.67 FPS on an ImageNet data set are achieved on the aspect of ZCU102.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner UNIV OF ELECTRONIC SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products