Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

1 results about "Joint Test Action Group" patented technology

JTAG (named after the Joint Test Action Group which codified it) is an industry standard for verifying designs and testing printed circuit boards after manufacture. JTAG implements standards for on-chip instrumentation in electronic design automation (EDA) as a complementary tool to digital simulation. It specifies the use of a dedicated debug port implementing a serial communications interface for low-overhead access without requiring direct external access to the system address and data buses. The interface connects to an on-chip Test Access Port (TAP) that implements a stateful protocol to access a set of test registers that present chip logic levels and device capabilities of various parts.

Method for remotely configuring and updating FPGA devices in communication device

PendingCN107066276AEasy to update and maintainRemote configuration update implementationVersion controlProgram loading/initiatingWeb serviceJoint Test Action Group
The present invention relates to a method for remotely configuring and updating FPGA devices in a communication device. A general-purpose pin of the communication device CPU simulates the JTAG timing, and is connected with n to-be-programmed FPGA devices in a daisy-chaining manner. The FPGA devices are FPGA chips, PROMs, or CPLDs. The communication device is networked with the PC, a configuration and update file of the corresponding FPGA device is transmitted to an embedded web server in the communication device, the embedded operating system of the communication device receives the FPGA xsvf configuration file from the embedded web server and parses the file as a JTAG instruction, and finally configuration and update of the connected related FPGA devices are realized by controlling the electrical level and the timing on the JTAG bus stimulated by the general-purpose pin GPIO. According to the method provided by the present invention, remotely configuring and updating FPGA devices in the communication device can be realized without opening the chassis of the communication device, so that the maintenance and update of the communication device are greatly facilitated, and manpower and material costs are significantly saved.
Owner:NO 34 RES INST OF CHINA ELECTRONICS TECH GRP +2
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products