Verification method for connection sequence of signal line and power line

A verification method and signal line technology, applied in electrical digital data processing, instruments, calculations, etc., can solve the problems of easy missed detection and low efficiency, and achieve the effect of improving accuracy and efficiency

Pending Publication Date: 2022-07-29
四川创安微电子有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present technology allows for accurate identification between two signals (the one being connected) by automatically checking if they are correctly connected together before supplying electricity or receiving data from them. This helps improve the overall performance and reliability of these circuits during their use.

Problems solved by technology

The technical problem addressed in this patented text relates to improving efficiency during circuit designs validation for larger scale integration (LSI) chips without requiring manual observation or subjective judgment on their connection between different lines.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification method for connection sequence of signal line and power line
  • Verification method for connection sequence of signal line and power line
  • Verification method for connection sequence of signal line and power line

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In order to make the purpose, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the embodiments and the accompanying drawings. as a limitation of the present invention.

[0033] The improvement of the present invention over the prior art lies in that, in the design of a large-scale integrated circuit, an automatic check is realized for the verification that the signal line is connected before the power line.

[0034] An embodiment of the present invention provides a method for verifying the connection sequence of a signal line and a power line, including the following steps:

[0035] S1. Export the IC layout to DEF files and GDS files;

[0036] The DEF file is a text file that records layout information, including the coordinates and names of modules, lines, etc.;

[0037] GDS file is a graphic file that records layout information, including coordinates and names of modul

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for verifying the connection sequence of a signal line and a power line. The method comprises the following steps: exporting an integrated circuit layout to a DEF file and a GDS file; extracting effective information to a database X by utilizing the DEF file; automatic verification is carried out, and an error result is output; and correcting the error result, and returning to the above steps until no error result is output. According to the method, the connection sequence of the signal line and the power line of the large-scale integrated circuit can be verified, and the verification accuracy and efficiency are effectively improved.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner 四川创安微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products