A DLL (
delay locked loop) circuit for outputting a phase lock
signal having a predetermined
phase relationship with an input
signal. The DLL circuit has: a functional block having a constant-
current source; and bias generator for generating a
constant current source bias
signal for controlling the
constant current source of the functional block, the bias generator comprising a bias control which changes the bias signal according to the frequency of the input signal.