Method and apparatus for indicating directionality in integrated circuit manufacturing

An integrated circuit, directional technology, applied in the direction of circuits, semiconductor/solid-state device manufacturing, electrical components, etc.

Active Publication Date: 2013-10-30
NXP USA INC
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But these existing structures are

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for indicating directionality in integrated circuit manufacturing
  • Method and apparatus for indicating directionality in integrated circuit manufacturing
  • Method and apparatus for indicating directionality in integrated circuit manufacturing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] figure 1 A cross-sectional view of an integrated circuit 10 is shown that includes an indicator 190 in accordance with one embodiment of the present invention. Integrated circuit 10 includes device 14 with implant direction A and device 16 with implant direction B and indicator 190 , all formed on semiconductor substrate 12 . In one embodiment, implantation direction A may have a first implantation direction and implantation direction B may have a second implantation direction. The semiconductor substrate 12 may be any semiconductor material or combination of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI) (eg, fully depleted SOI (FDSOI)), silicon, monocrystalline silicon, etc., and combinations thereof .

[0019] In one embodiment, device 14 is an NMOS device and device 16 is a PMOS device, or vice versa. In another embodiment, devices 14 and 16 may both be NMOS or both PMOS, with different asymmetric implant directions. Device 14 in

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

An integrated circuit includes a visually discernable indicator formed as part of the integrated circuit to indicate a directionality of a non-visually discernable characteristic of the integrated circuit.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner NXP USA INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products