Yield enhancement for stacked chips through rotationally-connecting-interposer

a technology of rotationally connecting interposers and stacked chips, which is applied in the direction of semiconductor/solid-state device testing/measurement, semiconductor/solid-state device details, instruments, etc., can solve the problems that the yield of stacked chips is low across the entire bonded structure, and the first and second wafers cannot be expected to produce functional stacked chips, etc., to achieve the highest stacked chip yield

Active Publication Date: 2011-04-07
IBM CORP
View PDF16 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

This technology allows for better performance when two or more semiconductor devices have been connected together by means other materials like wires or soldering bumps on their surfaces. By having these connections at one end of the device's surface, it becomes easier to connect them properly without damaging any parts inside they.

Problems solved by technology

This patented describes methods used during production of multi-layered integrated circuit (IC) devices called MultiStacks® or 3D IC technology. These techniques involve combining two types of materials together at specific locations without affecting their functioning properly. However, these processes can lead to poor yields due to variations in alignment caused by factors like temperature changes and pressure differences among layers. Therefore, it becomes necessary to optimize the placement of certain components onto each layer before final assembly.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Yield enhancement for stacked chips through rotationally-connecting-interposer
  • Yield enhancement for stacked chips through rotationally-connecting-interposer
  • Yield enhancement for stacked chips through rotationally-connecting-interposer

Examples

Experimental program
Comparison scheme
Effect test

first embodiment

[0026]FIGS. 2-4 are various views of a first exemplary structure according to the present invention. The first exemplary structure includes a vertical stack, from bottom to top, of a first substrate 10, an interposer 30, and a second substrate 20. FIG. 2 is a top-down view of the first exemplary structure in which the second substrate 20 is not shown for clarity. FIG. 3 is a vertical cross-sectional view of the first exemplary structure along a flat vertical plane X-X′ shown in FIG. 2. FIG. 3 is a vertical cross-sectional view of the first exemplary structure along a curved vertical plane Y-Y′ shown in FIG. 2.

[0027]The first exemplary structure enables testing of a functionality that requires operation of a component in the first substrate 10 and another component in the second substrate 20 by providing electrical connections between the first substrate 10 and the second substrate 20 in the interposer 30. The interposer 30 enables testing of the combination of the first substrate 10 an

second embodiment

[0055]FIG. 12 a flow chart illustrates processing steps according to the present invention. Referring to step 410, an interposer is provided, which provides electrical connections between a first substrate and a second substrate. The interposer may provide electrical connections between the first and second substrates without any rotation between the first and second substrates, or may provide electrical connections between the first and second substrates with a rotational angle of (i−1) / N×2π in which N is an integer greater than 1, and i is an integer from 2 and N.

[0056]Referring to step 420, a first substrate including first semiconductor chips and a second substrate including second semiconductor chips are provided. The first semiconductor chips are arranged to have an N-fold rotational symmetry around a center axis of the first substrate. The second semiconductor chips are arranged to have an N-fold rotational symmetry around a center axis of the second substrate. Further, the fi

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A set of first substrate and second substrate are manufactured with a built-in N-fold rotational symmetry around the center axis of each substrate, wherein N is an integer greater than 1. A set of N different interposers is provided such that an i-th interposer provides electrical connection between the first substrate and the second substrate with a rotational angle of (i−1)/N×2π. The first and second substrates are tested with each of the N different interposers therebetween. Once the rotational angle that provides the highest stacked chip yield is determined, the first and the second substrates can be bonded with an azimuthal rotation that provides the highest stacked chip yield.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner IBM CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products