Phase locked loop with dual input reference and dynamic bandwidth control

一种锁相环、参考时钟信号的技术，应用在锁相环领域，能够解决失锁、增加系统复杂性和功耗、稳定时钟难以实现等问题

Pending Publication Date: 2022-06-17
SYNAPTICS INC
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

A stable clock in the audio subsystem of such a device may be difficult to achieve, especially when one or more of the wireless interconnected devices is portable and the wireless communication link may degrade or drop due to interference and / or distance
The audio subsystem may employ a phase-locked loop (PLL) based clock generator in an attempt to provide a stable clock for the audio subsystem, but conventional PLL based clock generators may "lose lock" and become cause the audio subsystem to suffer from audible audio capture and / or reproduction errors and / or other operational errors, for example, or they incorporate mitigation mechanisms that significantly increase system complexity and power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The present disclosure provides systems and methods that address the need in the art for improved performance of phase locked loop (PLL) based clock generators used in low power devices. The PLL-based clock generator disclosed herein can maintain a relatively stable clock output by reference to the loss of the clock input and can consume less power than conventional systems while reducing or eliminating the clock errors associated with the clock errors present in conventional systems. Audio artifacts. In particular, embodiments can use a combination of reference and data clocks derived from communication modules to generate relatively stable and jitter-free system reference clocks and subsystem data clocks, even when the data clocks transition between frequencies or time bases. The reference clock can be used as the main PLL phase reference, while the data clock can be used to fine-tune the precise operating frequency to ensure that the received data rate (eg, audio sam...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Systems and methods for improved performance of phase-locked loop-based clock generators, particularly in the context of wireless audio, are disclosed herein. The PLL clock generator includes: a PLL core configured to receive a module reference clock provided by the communication module and generate a subsystem data clock corresponding to a module data clock of the communication module; and a data clock tracker module configured to receive the module data and the subsystem data clock and determine a corresponding data clock correction factor. In this way, the bandwidth of the PLL core can be dynamically changed, thereby achieving fast and very precise stabilization. The PLL core may use a low jitter frequency reference for the phase detector while using a synchronized and easily jitter audio sampling clock to ensure that the average frequency of the PLL core tracks the audio sampling clock.

Description

[0001] CROSS-REFERENCE TO RELATED APPLICATIONS [0002] This application claims priority under 35 USC § 119(e) to and the benefit of US Provisional Patent Application No. 63 / 126,439, filed on December 16, 2020, which is incorporated herein by reference in its entirety. technical field [0003] According to one or more embodiments, the present disclosure relates generally to phase locked loops (PLLs), and more particularly, for example, to systems and methods for generating stable clock signals using PLLs. Background technique [0004] Many modern devices, such as laptops, tablets, MP3 players, smart phones, and audio receivers, provide wireless source, speaker, and / or headset connectivity. A stable clock in the audio subsystem of such a device may be difficult to achieve, especially when one or more of the wirelessly interconnected devices are portable and the wireless communication link may be degraded or degraded due to interference and / or distance. The audio subsystem ma...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03L7/08H03L7/083H03L7/18
CPCH03L7/08H03L7/083H03L7/18H03L7/1976H03L7/087H03L7/143H03L7/107H04L7/0331
Inventor J·K·波尔森L·克雷斯皮
Owner SYNAPTICS INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap