Phase and/or frequency detector, phase-locked loop and operation method for the phase-locked loop

a phase-locked loop and detector technology, applied in the field of phase-locked loops, can solve problems such as clock errors, and achieve the effects of reducing the prolonged period, and prolonging the rising period

Active Publication Date: 2013-06-11
UNITED MICROELECTRONICS CORP
View PDF35 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides an improved phase-locked loop (PLL) operation method that addresses issues of jittering and dead zones in conventional PLLs. The method includes a delay circuit that controls the rise time of signals generated by the PLL. The delay circuit increases the rise time for oscillating frequencies above a predetermined frequency and reduces the rise time for frequencies below the predetermined frequency. This helps to solve the problem of dead zones and jittering in the output signal of the PLL. The method also includes a control circuit that dynamically controls power consumption based on the frequency of the oscillating signal. This helps to optimize power consumption for the PLL, improving its efficiency.

Problems solved by technology

However, the phase-locked loop is prone to be interfered by noise, and this may cause the time offset problem of the output signal (i.e., the so-called jittering problem) and result in the clock error.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036]The present invention will now be described more specifically with reference to the following embodiments. It is to be noted that the following descriptions of preferred embodiments of this invention are presented herein for purpose of illustration and description only. It is not intended to be exhaustive or to be limited to the precise form disclosed.

[0037]FIG. 1 is a block view of a phase-locked loop (PLL). As shown in FIG. 1, the phase-locked loop 100 comprises a phase and / or frequency detector 110, a charge pump 120, a loop filter 130, a voltage-controlled oscillator (VCO) 140 and a frequency divider 150. The phase and / or frequency detector 110 is configured for receiving a frequency-divided signal FDIV and a reference signal FREF with a reference frequency, and the phase and / or frequency detector 110 determines whether to output a frequency-increasing control signal UP and a frequency-reducing control signal DN according to the phase difference between the frequency-divid...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The present invention provides a phase and / or frequency detector, a PLL and an operation method for the PLL. The phase and / or frequency detector comprises two flip-flops, a logic gate, a control circuit and a delay circuit. The clock-input terminals of the two flip-flops receive a reference signal and a frequency-divided signal respectively. The logic gate receives signals outputted from the data-output terminals of the two flip-flops. The control circuit is configured for generating a corresponding delay control signal according to an oscillating frequency of an oscillating signal outputted from the PLL. The delay circuit is configured for altering a prolonged period according to the delay control signal to output a reset signal to the reset terminals of the two flip-flops.

Description

FIELD OF THE INVENTION[0001]The present invention relates to the technology of the phase-locked loop (PLL), and more particularly to a phase and / or frequency detector which can be used to solve the jittering problem of the output signal of the conventional phase-locked loop, a phase-locked loop adopting the above phase and / or frequency detector, and an operation method for the above phase-locked loop.BACKGROUND OF THE INVENTION[0002]Phase-locked loop (PLL) is an auto-controlling circuit system, which is able to track the frequency and the phase of an input signal. The phase-locked loop tracks and locks the phases and the frequencies of an output signal and the input signal, so as to keep the phase and the frequency of the output signal at a predetermined value or in a predetermined range. Currently, the phase-locked loop has been widely used in computers and consumer products.[0003]However, the phase-locked loop is prone to be interfered by noise, and this may cause the time offset ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(United States)
IPC IPC(8): H03L7/06
CPCH03L7/089H03L7/0891
Inventor CHEN, CHIEN-LIANG
Owner UNITED MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap