Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

4 results about "System bus" patented technology

A system bus is a single computer bus that connects the major components of a computer system, combining the functions of a data bus to carry information, an address bus to determine where it should be sent, and a control bus to determine its operation. The technique was developed to reduce costs and improve modularity, and although popular in the 1970s and 1980s, more modern computers use a variety of separate buses adapted to more specific needs.

Non-volatile memory system and method with variable error correcting capability

InactiveCN101499325ARealize the ability to adjust and correct errorsOptimal error correction configurationCode conversionStatic storageComputer moduleBus interface
The invention discloses a nonvalatile memory system with variable error correcting capability, which comprises a system bus interface module, an RS encoder, an RS decoder, an NAND read-write time sequence generator and an error correcting capability configuration module. The error correcting capability configuration module carries out order input and error correcting information feedback with outside world through the bus interface module. The error correcting capability configuration module carries out error correcting capability configuration to the RS encoder and the RS decoder respectively in accordance with instructions and outputs feedback information obtained from the RS encoder and the RS decoder respectively through the bus interface module. The system takes both speed and error correcting capacity into consideration, thus realizing the error correcting capacity adjustment in various environments so as to obtain the best error correcting configuration.
Owner:ARKMICRO TECH

Image digital information parameter controlling parts selection secondary development plate based on audio/video embedded development platform

InactiveCN101038578ALarge storage capacityOptimizationTelevision system detailsColor television detailsComputer moduleParameter control
Image digital information parameter controlling parts selection secondary development plate based on audio/video embedded development platform
Image digital information parameter controlling parts selection secondary development plate based on audio/video embedded development platform
Image digital information parameter controlling parts selection secondary development plate based on audio/video embedded development platform
View all
Owner:SHANGHAI UNIV +1

Bus communication protocol of fire alarm system

ActiveCN102355395ACall the police quicklySolve problems that are slower and take longerFire alarmsBus networksFire alarm systemComputer science
The invention discloses a bus communication protocol of a fire alarm system. A routing inspection command and a broadcast command are transmitted to a component by a fire alarm controller respectively; when the routing inspection command is received by the component, whether the component is matched with an address code of the component is judged; if the component is matched with the address code of the component, return information is transmitted to the fire alarm controller; and when the broadcast command is received by the component, response is performed according to an alarm condition of the component and the return information is transmitted to the fire alarm controller according to a certain rule. By adopting the protocol, quick alarm between the fire alarm controller and each component can be effectively realized.
Bus communication protocol of fire alarm system
Bus communication protocol of fire alarm system
Bus communication protocol of fire alarm system
View all
Owner:蚌埠依爱消防电子有限责任公司

System-grade packaged chip, preparation method thereof and equipment comprising system-grade packaged chip

InactiveCN106129055ASolid-state devicesSemiconductor/solid-state device manufacturingMicrocontrollerSystem in package
The invention relates to the field of microelectronics, and discloses a system-grade packaged chip, equipment comprising the system-grade packaged chip, and a preparation method of the system-grade packaged chip. The system-grade packaged chip comprises the components of a microcontroller processing unit; a peripheral interface; and a system bus unit, wherein the microcontroller processing unit is connected with the peripheral interface through the system bus unit. According to the system-grade packaged chip, through packaging the system bus unit and the peripheral interface into the system-grade packaged chip, accessing of various peripheral devices into an SiP module can be facilitated. Furthermore utilization of the system bus unit can improve data throughput, and expansion of the system-grade packaged chip is facilitated.
System-grade packaged chip, preparation method thereof and equipment comprising system-grade packaged chip
System-grade packaged chip, preparation method thereof and equipment comprising system-grade packaged chip
System-grade packaged chip, preparation method thereof and equipment comprising system-grade packaged chip
View all
Owner:MIDEA SMART TECH CO LTD +1

Popular searches

Encoder Time sequence VIT signals Real-time computing Throughput
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap