Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

45results about "Code conversion" patented technology

Data checksum method and apparatus

InactiveUS6964008B1Reduces memory bandwidth consumedReduce data transferCode conversionCoding detailsChecksumData store
A method and apparatus for generating checksum values for data segments retrieved from a data storage device for transfer into a buffer memory, is provided. A checksum list is maintained to contain checksum values, wherein the checksum list includes a plurality of entries corresponding to the data segments stored in the buffer memory, each entry for storing a checksum value for a corresponding data segment stored in the buffer memory. For each data segment retrieved from the storage device: a checksum value is calculated for that data segment using a checksum circuit; an entry in the checksum list corresponding to that data segment is selected; the checksum value is stored in the selected entry in the checksum list; and that data segment is stored in the buffer memory. Preferably, the checksum circuit calculates the checksum for each data segment as that data segment is transferred into the buffer memory.
Owner:MAXTOR

Acceleration of bitstream decoding

ActiveUS7286066B1Improve performanceReduce the number of executionsCode conversionParallel computingExecution unit
Described are methods and systems for variable length decoding. A first execution unit executes a first single instruction that optionally reverses the order of bits in an encoded bitstream. A second execution unit executes a second single instruction that extracts a specified number of bits from the bitstream produced by the first execution unit. A third execution unit executes a third single instruction that identifies a number of consecutive zero bit values at the head of the bitstream produced by the first execution unit. The outputs of the first, second and third execution units are used in a process that decodes the encoded bitstream.
Owner:NVIDIA CORP

Methods for scaling encoded data without requiring knowledge of the encoding scheme

ActiveUS20050179567A1Pulse modulation television signal transmissionEncryption apparatus with shift registers/memoriesComputer hardwareData segment
Methods for scaling (e.g., transcoding) data are described. A sequence of encoded data is accessed. The encoded data are organized according to an encoding scheme that was used to encode the data. A value for a scalable attribute is ascertained. The scalable attribute identifies how the encoded data are to be scaled. A reference to segments of encoded data associated with the scalable attribute is accessed. The reference is beyond the syntax of the encoding scheme. The reference is used to locate the segments in the sequence of encoded data. The segments are found without requiring knowledge by the device of the encoding scheme. A scaled version of the encoded data is created using the segments.
Owner:HEWLETT PACKARD DEV CO LP

Non-volatile memory system and method with variable error correcting capability

InactiveCN101499325ARealize the ability to adjust and correct errorsOptimal error correction configurationCode conversionStatic storageComputer moduleBus interface
The invention discloses a nonvalatile memory system with variable error correcting capability, which comprises a system bus interface module, an RS encoder, an RS decoder, an NAND read-write time sequence generator and an error correcting capability configuration module. The error correcting capability configuration module carries out order input and error correcting information feedback with outside world through the bus interface module. The error correcting capability configuration module carries out error correcting capability configuration to the RS encoder and the RS decoder respectively in accordance with instructions and outputs feedback information obtained from the RS encoder and the RS decoder respectively through the bus interface module. The system takes both speed and error correcting capacity into consideration, thus realizing the error correcting capacity adjustment in various environments so as to obtain the best error correcting configuration.
Owner:ARKMICRO TECH

A circuit for compressing data and a processor employing same

The present application addresses a fundamental problem in the design of computing systems, that of minimising the cost of memory access. This is a fundamental limitation on the design of computer systems as regardless of the memory technology or manner of connection to the processor, there is a maximum limitation on how much data can be transferred between processor and memory in a given time, this is the available memory bandwidth and the limitation of compute power by available memory bandwidth is often referred to as the memory-wall. The solution provided creates a map of a data structureto be compressed, the map representing the locations of non-trivial data values in the structure (e.g. non-zero values) and deleting the trivial data values from the structure to provide a compressedstructure.
Owner:LINEAR ALGEBRA TECH LTD

OFDM (Orthogonal Frequency Division Multiplexing) ultra wide band system compressed sampling method based on compressed sensing

InactiveCN106209111ACompressed sampling implementationStrong anti-noise abilityCode conversionObservation matrixWide band
The invention relates to an OFDM (Orthogonal Frequency Division Multiplexing) ultra wide band system compressed sampling method based on compressed sensing, belongs to the technical field of wireless communication, and aims at providing an optimization parallel segmented compressed sensing (OPSCS) scheme based on a Hadamard matrix according to an established segmented observation model, for a high-speed sampling problem of an OFDM ultra wide band system. The method is technically characterized in that a segmented observation matrix of any dimension is established by employing the Hadamard matrix, multiple ways of orthogonal or quasiorthogonal observing sequences are obtained, and a restricted isometry property is improved; and through adoption of a simplified orthogonal matching pursuit algorithm, iterative operation is avoided. According to the method, compressed sampling of the OFDM ultra wide band system is effectively realized, moreover, the method has the advantage of high noise immunity, and the system performance superior to that realized through adoption of existing compressed sampling and even Nyquist rate sampling can be realized.
Owner:TIANJIN POLYTECHNIC UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products