Semiconductor device having chip ID generation circuit and multi-chip package

一种多芯片封装、生成电路的技术,应用在仪器、静态存储器、只读存储器等方向,能够解决增加制造成本、降低半导体制造产率等问题

Active Publication Date: 2017-07-21
SAMSUNG ELECTRONICS CO LTD
View PDF9 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, memory chips included in the multi-chip package but without any defect are also discarded, thereby reducing semiconductor manufacturing yield and increasing manufacturing cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] Hereinafter, example exemplary embodiments will be described in detail with reference to the accompanying drawings. Because the exemplary embodiments may have various modified embodiments, some embodiments are illustrated in the drawings and described in the detailed description of the exemplary embodiments. However, this does not limit the inventive concept to specific exemplary embodiments, and it should be understood that the inventive concept covers all modifications, equivalents and substitutions within the idea and technical scope of the inventive concept. Like reference numbers refer to like elements throughout. In the drawings, the size and size of each structure is exaggerated, reduced, or schematically illustrated for convenience and clarity of description.

[0019] Among semiconductor devices, a high-capacity dynamic random access memory (DRAM) may be implemented in a multi-chip package including a plurality of memory dies or memory layers. For example, eac...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Provided is a semiconductor device including chip identification (ID) generation circuits. The semiconductor device may be a multi-chip package including a plurality of memory chips, and each of the memory chips includes a chip ID generation circuit configured to selectively modify a chip ID of a corresponding memory chip. The chip ID generation circuit determines the chip ID of the memory chip by testing the chip ID of the memory chip by using a mode register, and selectively programs the chip ID of the memory chip by using at least two fuse sets. The chip ID generation circuit may block an output of the chip ID of the memory chip when the memory chip is determined as a defective chip or is selected to stop its use.

Description

[0001] Cross References to Related Applications [0002] This application claims priority from Korean Patent Application No. 10-2015-0151101 filed in the Korean Intellectual Property Office on Oct. 29, 2015, the disclosure of which is hereby incorporated by reference in its entirety. technical field [0003] Exemplary embodiments of the subject matter described herein relate to a semiconductor device, and more particularly, to a multi-chip package including a chip ID generation circuit that flexibly reassigns chip IDs of memory chips of a stacked memory device. Background technique [0004] Semiconductor devices are designed and manufactured for high performance, high density, low cost and small size. Multi-chip packaging technology is being developed, in which multiple chips are integrated into a single package. Multi-chip packaging technology may be used so that a processor and a memory chip, a logic chip and a memory chip, or a memory chip are integrated into a single pa...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G11C5/02
CPCG11C5/02G11C29/88G11C8/12G11C2029/4402G11C17/16G11C17/18G11C29/1201G06F11/16
Inventor 卢亮均柳济民金玄基郑伦在
Owner SAMSUNG ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products