Chip packaging structure and chip packaging method

A chip packaging structure and chip packaging technology, applied in the direction of electrical components, electric solid devices, circuits, etc., can solve the problems of increasing the original chip area, easy displacement of glue, and large packaging area, so as to reduce the probability of false soldering and prevent Effect of mechanical vibration and improvement of mechanical performance

Pending Publication Date: 2020-01-17
东莞市新懿电子材料技术有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, since the pins of the lead frame are used to provide external electrical connections, additional pin space is required, which increases the area of ​​the original chip by at least 20%
Inside the packaged chip, metal wires are used to provide internal electrical connections. It is difficult to ensure the passage of large currents, and it is also difficult to obtain small on-resistance. The heat dissipation characteristics are also limited. In other circuit chips, the chip is flipped Soldering on the lead frame, although it can provide high current capability, the lead frame still requires additional pin space, resulting in a larger package area
[0004] The inventors found that the existing packaging solutions still have at least the following defects: before the IC chip is bonded to the circuit board, the glue between the two is prone to displacement, which affects the chip packaging effect

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip packaging structure and chip packaging method
  • Chip packaging structure and chip packaging method

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0029] Example 1

[0030] Such as Figure 1~2 As shown, a chip packaging structure includes a circuit board 1 and an IC chip 2 mounted on the circuit board 1. A first solder paste 31 is provided on the surface of the circuit board 1, and the first solder paste 31 is provided around the IC chip 2 or It is arranged under the IC chip 2, a solid glue 4 is arranged on the first solder paste 31, and the solid glue 4 is used to bond the IC chip 2 to the circuit board 1. Before the IC chip 2 is bonded to the circuit board 1, the glue between the two is prone to displacement, which affects the chip packaging effect. Therefore, the first solder paste 31 is provided on the surface of the circuit board 1. A solid glue 4 is provided. The first solder paste 31 can be printed on the surface of the circuit board 1 by a printer and surround the surface of the circuit board 1 and the IC chip 2, or be arranged under the IC chip 2. The solid glue 4 is in progress. During reflow soldering, the heat me

Example Embodiment

[0040] Example 2

[0041] The difference from Embodiment 1 is that a part of the solid glue 4 in this embodiment extends to the inside or outside of the IC chip 2, the shape of the first solder paste 31 is a strip shape, and the shape of the solid glue 4 is a sheet shape. According to actual production requirements, the shape of the first solder paste 31 can be designed as a strip, and the contact area between the first solder paste 31 and the solid glue 4 can be increased to achieve a better fixing effect of the solid glue 4. The shape of the solid glue 4 It is designed in a sheet shape to increase the contact area between the first solder paste 31 and the solid glue 4 and improve the reliability between the two.

[0042] The other structure is the same as that of Embodiment 1, and will not be repeated here.

Example Embodiment

[0043] Example 3

[0044] Such as Figure 1~2 As shown, a chip packaging method includes:

[0045] Printing the first solder paste 31 on the circuit board 1 so that the first solder paste 31 surrounds or under the IC chip 2;

[0046] Place the solid glue 4 on top of the first solder paste 31;

[0047] Through the reflow soldering, the solid glue 4 is heated to melt and solidify, so that a part of the solid glue 4 extends to the inside of the IC chip 2 and the other part of the solid glue 4 extends to the outside of the IC chip 2.

[0048] It should be noted that in the packaging method of the present invention, a printer is used to print the first solder paste 31 on the circuit board 1, and surround the surface of the circuit board 1 corresponding to the IC chip 2 or set it under the IC chip 2. A solder paste 31 can be printed in dots, and the first solder paste 31 is used to fix the solid glue 4; the strip-shaped solid glue 4 is fixed on the first solder paste 31 using a chip mounter, a

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention belongs to the technical field of chip packaging, in particular to a chip packaging structure. The chip packaging structure comprises a circuit board (1) and an IC chip (2) installed onthe circuit board (1). The surface of the circuit board (1) is provided with first solder paste (31), the first solder paste (31) surrounds the periphery of the IC chip (2) or is arranged below the ICchip (2), the first solder paste (31) is provided with solid glue (4), and the solid glue (4) is used for bonding the IC chip (2) to the circuit board (1). According to the invention, the position ofthe solid glue can be fixed, the solid glue is prevented from displacing before the IC chip is bonded to the circuit board, and the packaging effect of the chip is improved. In addition, the invention also discloses a chip packaging method.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner 东莞市新懿电子材料技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products