Low-voltage floating gate photoelectric memory and preparation method thereof

A technology of memory and charge storage layer, applied in the field of memory, to achieve the effects of low cost, easy processing, and compatibility with large-area manufacturing

Pending Publication Date: 2021-09-17
SOUTH UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The invention proposes a low-voltage floating gate photoelectric memory and its preparation method, which solves the prob

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0036] Example 1

[0037] The specific preparation steps are as follows:

[0038] (1) First, a 20nm aluminum gate electrode was evaporated on a glass substrate;

[0039] (2) The first and second dielectric layers were then prepared by spin-coating PMMA toluene and PVA aqueous solutions with concentrations of 10 mg / ml and 2.5 mg / ml, respectively. minutes, with thicknesses of 43nm and 5nm;

[0040] (3) PS (2 mg / ml) and CsPbBr 3 The quantum dot solution (10 mg / ml) was mixed in a volume ratio of 10:3, the spin coating speed was 2000 rpm, the time was 40 seconds, and the residual solvent was removed by heating at 80 °C for 30 min;

[0041] (4) Finally, 50 nm pentacene semiconductor material and 80 nm thick gold electrode were evaporated. The reticle channel length is 50 μm and the width is 1 mm, which is denoted as Cs−30 device. In addition, only PS solution was spin-coated on the second gate dielectric layer as a comparative device, denoted as Cs−0 device.

[0042] fi

Example Embodiment

[0043] Example 2

[0044] The specific preparation steps are as follows:

[0045] (1) First, a 10nm aluminum gate electrode was evaporated on a glass substrate;

[0046](2) The first and second dielectric layers were then prepared by spin-coating PVP toluene and PVA aqueous solutions with concentrations of 8 mg / ml and 1 mg / ml, respectively. minute;

[0047] (3) PS (1 mg / ml) and CsPbBr 3 The quantum dot solution (1 mg / ml) was mixed at a volume ratio of 10:2, the spin coating speed was 800 rpm, the time was 25 seconds, and the residual solvent was removed by heating at 60 °C for 20 min;

[0048] (4) Finally, a 25 nm pentacene semiconductor material and a 25 nm thick gold electrode were evaporated. The reticle channel length is 50 microns and the width is 1 mm.

Example Embodiment

[0049] Example 3

[0050] The specific preparation steps are as follows:

[0051] (1) First, a 30nm aluminum gate electrode was evaporated on a glass substrate;

[0052] (2) The first and second dielectric layers were then prepared by spin-coating PS toluene and PVA aqueous solutions with concentrations of 15 mg / ml and 10 mg / ml, respectively. minute;

[0053] (3) PS (10 mg / ml) and CsPbBr 3 The quantum dot solution (10 mg / ml) was mixed in a volume ratio of 10:2, the spin coating speed was 3000 rpm, the time was 60 seconds, and the residual solvent was removed by heating at 100 °C for 60 min;

[0054] (4) Finally, 80 nm pentacene semiconductor material and 150 nm thick gold electrode were evaporated. The reticle channel length is 50 microns and the width is 1 mm.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to view more

Abstract

The invention provides a low-voltage floating gate photoelectric memory and a preparation method thereof. The low-voltage floating gate photoelectric memory sequentially comprises a substrate, a gate electrode, a first gate dielectric layer, a second gate dielectric layer, a charge storage layer, a semiconductor layer and a drain-source electrode from bottom to top. The first gate dielectric layer, the second gate dielectric layer and a floating gate layer are prepared in a solution process, and the memory has the advantages of being low in cost, easy to process, capable of being manufactured in a large area and good in compatibility with a flexible substrate; the working voltage of the device is not higher than 5V.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner SOUTH UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products